摘要
At-speedtestingusingexternaltesterrequiresanexpensiveequipment,thusbuilt-inself-test(BIST)isanalternativetechniqueduetoitsabilitytoperformon-chipat-speedself-testing.ThemainissueinBISTforat-speedtestingistoobtainhighdelayfaultcoveragewithalowhardwareoverhead.Thispaperpresentsanimprovedloop-basedBISTscheme,inwhichaconfigurableMISR(multiple-inputsignatureregister)isusedtogeneratetest-pairsequences.ThestructureandoperationmodesoftheBISTschemearedescribed.Thetopologicalpropertiesofthestate-transition-graphoftheproposedBISTschemeareanalyzed.Basedonit,anapproachtodesignandefficientlyimplementtheproposedBISTschemeisdeveloped.ExperimentalresultsonacademicbenchmarkcircuitsarepresentedtodemonstratetheeffectivenessoftheproposedBISTschemeaswellasthedesignapproach.
出版日期
2001年03月13日(中国期刊网平台首次上网日期,不代表论文的发表时间)